UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor kriven55
Visitor
627 Views
Registered: ‎02-22-2019

No Auto-derived clocks Clocking Wizard

I used the clock wizard to generate an MCMM with 4 output clocks. When I synthesize and implement the design (Vivado 2017.4), I dont see any auto-derived clocks. The input clock constraint is present in the generated IP constraint file by Vivado. report_clocks command does not list any auto-derived clocks either.

I have instantiated the component in my top entity (VHDL). But, I get a INFO message (not as error/warning):

  • [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:5.4' core does not support module reference.

Could this be a problem? But, the MCMM is placed in the resources list. I dont understand what is the problem here. If anybody could help me understand what could have gone wrong.

 

 

 

 

Tags (1)
0 Kudos
4 Replies
Teacher drjohnsmith
Teacher
600 Views
Registered: ‎07-09-2009

Re: No Auto-derived clocks Clocking Wizard

you wont see any derived clocks in the xdc , they are automatic

as for the warning, does it simulate ok ?
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Moderator
Moderator
565 Views
Registered: ‎09-15-2016

Re: No Auto-derived clocks Clocking Wizard

Hi @kriven55 

report_clock does reports all the clocks in a design, including propagated clocks, generated and auto-generated clocks, virtual clocks, and inverted clocks.

For the warning  "[Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:5.4' core does not support module reference."

Please refer the below link which says clocking wizard IP is not supported for XCI referencing.

https://forums.xilinx.com/t5/Design-Tools-Others/clock-wiz-dose-not-support-module-reference-in-vivado/m-p/852545#M11955

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos
Visitor kriven55
Visitor
522 Views
Registered: ‎02-22-2019

Re: No Auto-derived clocks Clocking Wizard

Hi,

I did not mean in the xdc. But in general, the clocks in the design. The MMCM/PLL clocks should be listed as derived clocks, which does not happen here.

I have not checked the simulation yet.

0 Kudos
Visitor kriven55
Visitor
518 Views
Registered: ‎02-22-2019

Re: No Auto-derived clocks Clocking Wizard


@thakurr wrote:

Hi @kriven55 

report_clock does reports all the clocks in a design, including propagated clocks, generated and auto-generated clocks, virtual clocks, and inverted clocks.

Yes, but this does not answer my question. What could have gone wrong? Could it be because the XCI referencing is not supported?

Why does Xilinx then offer a component instantiation file for it? Why complicate everything?

For the warning  "[Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:5.4' core does not support module reference."

Please refer the below link which says clocking wizard IP is not supported for XCI referencing.

https://forums.xilinx.com/t5/Design-Tools-Others/clock-wiz-dose-not-support-module-reference-in-vivado/m-p/852545#M11955


 

0 Kudos