cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
7,217 Views
Registered: ‎01-30-2009

OFFSET constraints and multicycle paths

Hello,

we need your support to set our timing constraints. As shown in this picture we have to drive a DEV by a DEV_CLK which is generated from the FPGA. The DEV Interface enable has also the same period of DEV_CLK. We tried to use these command lines in according with timing temporization:

 

NET "FEEDBACK" TNM_NET = "FEEDBACK";
TIMESPEC "TS_FEEDBACK" = PERIOD "FEEDBACK" 20 ns HIGH 10 ns;

 

TIMEGRP "DEV_in" OFFSET = IN 19 ns AFTER "DEV_CLK";

TIMEGRP "DEV_out" OFFSET = OUT 4 ns BEFORE "DEV_CLK"

 

with also,

 

TIMESPEC "TS_DEV" = FROM "DEV_IN" TO "DEV_IN": FEEDBACK*2;

 

The problem is that ISE couldn't accept the OFFSET command through an output clock signal and ignored a TIMESPEC command like that.

So, which is the right technique to set these kind of timing constraints?

0 Kudos
2 Replies
Highlighted
Participant
Participant
7,145 Views
Registered: ‎05-12-2008

Re: OFFSET constraints and multicycle paths

Hello,

 

Only external clock could be used in OFFSET constraints.Please see the WP237 for more information.

Here is a link http://www.xilinx.com/support/documentation/white_papers/wp237.pdf

 

Regards,

Jared

0 Kudos
Highlighted
Anonymous
Not applicable
6,981 Views

Re: OFFSET constraints and multicycle paths

Only Pad clock can be the reference pin for Offset out constraint
0 Kudos