UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
181 Views
Registered: ‎02-25-2019

Post-Implementation timing simulation error

when I use dds compiler to generate sinus signal, in post implementation timing simulation I get that wave sinus, but in post implementation functional simulation generate normal

Capture.PNG
Capture2.PNG
0 Kudos