UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor umaru
Visitor
1,573 Views
Registered: ‎11-06-2017

Setup Timing Violation: intra_clock_paths

Hi all,

 

I'm using VIVADO 2016.1 and newbie to this tool.

 

I synthesized and implemented device using 144 MHz clock(from outside) and wanted to pass timing but there was.

I checked synthesis & implement options(such as retiming, directive(explore)), but it did not pass.

 

How can I solve this problem?

Do I have to deal with IBUF, IBUFG, etc.?

 

Tags (3)
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
1,531 Views
Registered: ‎05-14-2008

Re: Setup Timing Violation: intra_clock_paths

Too many logic levels between the two RAMB36E1 cells and the destination is the enable signal of the BRAM.

You can try to reduce the logic levels and consider adding a level of register so that the BRAM enable pin is driven by a register directly.

 

I suggest you read UG949 in which it gives general methodology of timing error analysis and solutions.

 

-vivian

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos
Visitor umaru
Visitor
1,515 Views
Registered: ‎11-06-2017

Re: Setup Timing Violation: intra_clock_paths

Dear vivian,

I think I cannot modify microblaze block nor microblaze_0_local_momery.
I can only consider the path between two block, am I right?
In this case, can I reduce logic levels?

Also, I want to know the "destination", enable signal of the BRAM. Can you explain the pin name of enable signal of the BRAM?

I want to know about 2nd solution in detail.

thank you!

0 Kudos
Xilinx Employee
Xilinx Employee
1,456 Views
Registered: ‎05-14-2008

Re: Setup Timing Violation: intra_clock_paths

The destination pin of this path can be seen in the timing report snapshot you posted:

dest_pin.png

 

I just noticed that the object names on this path are almost in Xilinx IP. You're not supposed to modify the source files in Xilinx IP. You can only modify the user source files.

If all the corresponding source files for this path are all in Xilinx IP, it is not possible for you to reduce the logic level unless the IP provides options that can generate less logic levels. 

 

In this case, my suggest for you is to try different Implementation strategies. You can try 5~6 strategies at the same time.

 

-vivian

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos