cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Visitor
Visitor
6,496 Views
Registered: ‎02-15-2016

Timing Analysis - Xilinx ISE 14.7/Spartan 6 FPGA

Jump to solution

Hello,

We are working on a project which involves sampling ADC data, and sending out the sampled data as UDP packets using Spartan 6 FPGA. We used TEMAC core, and an external PHY, the design is FPGA proven. 

 

We haven't done any timing analysis for the design yet, and wanted to do the same. But are clueless, on what has to be done, and how to go about it. Any suggestions on where to start would be a great help for us. We using Xilinx ISE-14.7.

 

Thanks,

Manoj

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
11,850 Views
Registered: ‎08-01-2008
1. use constraint in your design
http://www.xilinx.com/itp/xilinx10/books/docs/timing_constraints_ug/timing_constraints_ug.pdf

add constraints in your project ucf file

2. run implementation and check timing report. your dsign should meet timing
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.

View solution in original post

0 Kudos
4 Replies
Highlighted
Guide
Guide
6,477 Views
Registered: ‎01-23-2009

Unfortunately, this is not something that can be "taught" on Forum posts. The concepts of static timing analysis and constraints are complex...

 

If you are serious about learning this, Xilinx offers classes through their network of Authorized Training Providers (ATPs). However, you would need to find an ISE based classes. The complete set of classes for ISE are these:

 

Essentials of FPGA Design

Designing for Performance

Advanced FPGA Implementation

 

Static timing analysis and constraints are scattered throughout the three classes, intermixed with tool flow, device architecture, and more advanced concepts...

 

Avrum

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
11,851 Views
Registered: ‎08-01-2008
1. use constraint in your design
http://www.xilinx.com/itp/xilinx10/books/docs/timing_constraints_ug/timing_constraints_ug.pdf

add constraints in your project ucf file

2. run implementation and check timing report. your dsign should meet timing
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.

View solution in original post

0 Kudos
Highlighted
Explorer
Explorer
6,468 Views
Registered: ‎11-25-2015

@manojhan

 

You can use ISE constraints editor and the constraints will be saved in a ucf file. Refer http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/pce_c_overview.htm for more details

 

Thanks,

Sravanthi

0 Kudos
Highlighted
Visitor
Visitor
6,428 Views
Registered: ‎02-15-2016

Thank you everyone for your inputs. Will get in touch soon with more specific questions:)

 

Regards,

Manoj

0 Kudos