UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor cecillove
Visitor
5,229 Views
Registered: ‎09-27-2012

clock deskew for generated clocks

I am using mmcm to generate 5 different clocks. I am seeing deskew for only the primary clock 

and clock latency delay on all the other clocks. How can I remove clock latency delay on all clocks.

thanks.

0 Kudos
1 Reply
Historian
Historian
5,222 Views
Registered: ‎01-23-2009

Re: clock deskew for generated clocks

From the information you have posted, its not clear what you are trying to do.

 

Give us more information about what each of the 5 clocks are, how they are buffered, how you are deskewing some but not others (this is a bit confusing, since its really the MMCM itself you are deskewing - not an individual clock). What do you mean by "seeing latency delay on all the other clocks" - maybe post a timing report. What tool are you using?

 

With more information, maybe we can help you.

 

Avrum

0 Kudos