When I call report_clocks from the Tcl console after synthesis, it returns with "Design has no clocks defined."
When I explicitly defined my external input clock it complained about redefinition, so I removed it again...
Thanks in advance,
Hi @bhiggin ,
Do you define it before synthesis? Can you provide the warning(message) of redefinition?