cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
369 Views
Registered: ‎05-26-2015

signal bus

Jump to solution

Hello,

I have bus 512 lines between to cores. How i can tell vivado to align all bus signal to prevent

data missunderstand. Which constraints should i use for this purpose?

 

0 Kudos
1 Solution

Accepted Solutions
Guide
Guide
325 Views
Registered: ‎01-23-2009

Your question is very troubling...

If the 512 bus is communicating between two modules that are running on the same clock, then these are normal synchronous paths and there is no risk that the bus will be corrupted between the two modules. No additional constraints are required.

If the bus is going between two different clock domains, then managing the bus skew is absolutely insufficient to ensure that the bus is not corrupted; this is not a matter of constraints, but is a design error.

If data is moving between two different clock domains, then a proper clock domain crossing circuit (CDCC) is required. Each style of CDCC will dictate what kind of timing exceptions are required...

Avrum

View solution in original post

0 Kudos
4 Replies
Highlighted
Moderator
Moderator
356 Views
Registered: ‎11-04-2010

Hi, @tomikaji ,

You can consider set_bus_skew constraint.

For the detailed information about the constraint, please refer to UG903.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Observer
Observer
346 Views
Registered: ‎05-26-2015

Ok.

One more thing. Am i correct: in set_bus_skew dialog box from and to fields should be filled with appropriate clock's 

and thought with bus itself? And top field is max skew between all bus signals in ns?

0 Kudos
Guide
Guide
326 Views
Registered: ‎01-23-2009

Your question is very troubling...

If the 512 bus is communicating between two modules that are running on the same clock, then these are normal synchronous paths and there is no risk that the bus will be corrupted between the two modules. No additional constraints are required.

If the bus is going between two different clock domains, then managing the bus skew is absolutely insufficient to ensure that the bus is not corrupted; this is not a matter of constraints, but is a design error.

If data is moving between two different clock domains, then a proper clock domain crossing circuit (CDCC) is required. Each style of CDCC will dictate what kind of timing exceptions are required...

Avrum

View solution in original post

0 Kudos
Highlighted
Observer
Observer
314 Views
Registered: ‎05-26-2015

Yes you are right. Seems my problem deeper then i thought. I'm going to re-check my design.

 

0 Kudos