UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Voyager
Voyager
233 Views
Registered: ‎10-12-2016

synchronous clocks timing constraints ?

HI Friends, 

I am using Kintex-7, i have generated 240M,60M,80M,48M clocks from MMCM. am getting setup issue on some path.

path are like : 

1) source FF clock 60M and destination FF clock 240M

2) source FF clock 48M and destination FF clock 240M

3) source FF clock 80M and destination FF clock 240M

4) source FF clock 60M and destination FF clock 80M

Vivado considering requirement time some thing different than source clock time period. How to constraint these paths ?

Pls help me on this.

NOTE: Any help or suggestions are highly appreciated. 

 

Thank You 

S Sampath

0 Kudos
1 Reply
Moderator
Moderator
211 Views
Registered: ‎03-16-2017

Re: synchronous clocks timing constraints ?

Hi @ssampath,

 

Can you share the timing report by running tcl command report_timing_summary -file <filepath>/timingrpt.txt to evaluate?

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos