UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

ERROR: [Place 30-855] The design has the following IO...

Highlighted
Explorer
Posts: 225
Registered: ‎03-31-2016

ERROR: [Place 30-855] The design has the following IO...

Hello

 

I want to used ultrascale to P&R, but report error message.

 

 

Constraint:

set_property PACKAGE_PIN AE46 [get_ports XDDR4B_CK]
set_property IOSTANDARD HSTL_II [get_ports XDDR4B_CK]

 

 

ERROR: [Place 30-855] The design has the following IO terminals locked to IO banks which do not support their respective drive strengths:
IO terminal XDDR4B_CK has drive strength 0 but it is locked to bank 44 which does not suppot this drive strength

Xilinx Employee
Posts: 141
Registered: ‎08-08-2007

Re: ERROR: [Place 30-855] The design has the following IO...

UG571 Table 1-38: HSTL Class II Allowed Attributes : https://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

On the HP banks you cannot set the drive strength. Are you using a HP bank? If you are are you setting the drive strength if not in the XDC file then maybe with the generic map of the OBUF instantiation?