UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
634 Views
Registered: ‎03-27-2017

Phase Change by Arbitrary Amount

Target: VCU118

 

I realize that one can use the MMCM to generate clocks of different phase offsets.

 

I am wondering if there is a method to vary this phase offset more than the 1/56 * VCO frequency while the FPGA is running? Is there a way to do this without performing a series of step increases, and just having the phase switch to a user defined amount? 

0 Kudos
1 Reply
Moderator
Moderator
618 Views
Registered: ‎02-09-2017

Re: Phase Change by Arbitrary Amount

Hi @bfung,

 

Please take a look at the document MMCM and PLL Dynamic Reconfiguration - XAPP888. It explains how to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock manager (MMCM). It also provides you with a reference design.

 

You be will basically using the Dynamic Reconfiguration (DRP) and sending messages to the MMCM/PLL through AXI4 transactions. The document Clocking Wizard v5.4 - PG065, page 54 will also explain more about how it works.

 

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos