UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor chintan_asi
Visitor
103 Views
Registered: ‎11-05-2018

RFSOC ADC PLL

Jump to solution

HI,

On the RFSOC devices, can the ADC sampling clock be separate on each tile? I know there is a separate clock input per tile, but can sample clock actually be different?


Thanks
CHintan

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
93 Views
Registered: ‎04-18-2011

Re: RFSOC ADC PLL

Jump to solution

In a 25/27/28DR device there are 4 ADC tiles

Each tile as 2 4GSPS ADC channels

The clock input to the tile can be the direct sample clock for both ADC channels 

Or 

The clock input can feed a PLL which provides the sample clock to both ADC Channels. 

So each Tile can run at different sample rates, but FS for the ADC channels will be the same. 

Similarly:

In a 29DR device there are 4 ADC tiles

Each tile as 4 2GSPS ADC channels

The clock input to the tile can be the direct sample clock for all four ADC channels 

Or 

The clock input can feed a PLL which provides the sample clock to all four ADC Channels. 

So each Tile can run at different sample rates, but FS for the ADC channels will be the same. 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
1 Reply
Highlighted
Moderator
Moderator
94 Views
Registered: ‎04-18-2011

Re: RFSOC ADC PLL

Jump to solution

In a 25/27/28DR device there are 4 ADC tiles

Each tile as 2 4GSPS ADC channels

The clock input to the tile can be the direct sample clock for both ADC channels 

Or 

The clock input can feed a PLL which provides the sample clock to both ADC Channels. 

So each Tile can run at different sample rates, but FS for the ADC channels will be the same. 

Similarly:

In a 29DR device there are 4 ADC tiles

Each tile as 4 2GSPS ADC channels

The clock input to the tile can be the direct sample clock for all four ADC channels 

Or 

The clock input can feed a PLL which provides the sample clock to all four ADC Channels. 

So each Tile can run at different sample rates, but FS for the ADC channels will be the same. 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------