We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
When layout, the DQ data line between DDR and CPU is disorderly.They cross too much between them.We want to make some adjustments. for example，Between DQ0-DQ7, we don't connect in order.We connect the DQ0 of DDR to the DQ2 of CPU.for the convenience of layout.@jheslip