UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
3,706 Views
Registered: ‎09-02-2009

fast configuration for PCIE

Jump to solution

Hi experts,

 

I'm going to design a PCIE board with KU035, the configuration bits needs is roughly 128Mbits. The fastest method is to use BPI flash, the micron part (MT28GU128AAA1EGC-0SIT) can support up to 100MHz, I need encryption, so the load time will be more than:

 

128Mbits / 8bits /100MHz = 160ms

 

Which can't meet the requirements of 100ms, I can go with compression, but I don't think I can get a load time less than 100ms.

 

1) Is there any other kind of configuration method to get a faster load speed?

 

2) Can I just configure PCIE interface to let PC detect my card firstly, then to load remind image? Is this feasible. I had a quick look at partial reconfiguration, it seems it's not what I want, what I need is more like partial load.

 

Thanks

Chris 

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
6,753 Views
Registered: ‎08-01-2008

Re: fast configuration for PCIE

Jump to solution
The new Media Configuration Access Port (MCAP) provides a similar connection to the integrated block for PCI Express. A small initial bitstream can be loaded quickly at power-up to enable the PCIe interface, and then the rest of the configuration can be loaded through the PCIe interface - this known as tandem PCIe.

please find detail in this document
https://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf

these links can be useful
https://www.xilinx.com/support/answers/64761.html
https://www.xilinx.com/support/documentation/application_notes/xapp1179-tandem-config-pcie.pdf
https://www.xilinx.com/Attachment/Xilinx_Answer_51950.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
3 Replies
Xilinx Employee
Xilinx Employee
6,754 Views
Registered: ‎08-01-2008

Re: fast configuration for PCIE

Jump to solution
The new Media Configuration Access Port (MCAP) provides a similar connection to the integrated block for PCI Express. A small initial bitstream can be loaded quickly at power-up to enable the PCIe interface, and then the rest of the configuration can be loaded through the PCIe interface - this known as tandem PCIe.

please find detail in this document
https://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf

these links can be useful
https://www.xilinx.com/support/answers/64761.html
https://www.xilinx.com/support/documentation/application_notes/xapp1179-tandem-config-pcie.pdf
https://www.xilinx.com/Attachment/Xilinx_Answer_51950.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Highlighted
Explorer
Explorer
3,689 Views
Registered: ‎09-02-2009

Re: fast configuration for PCIE

Jump to solution

Hi Balkrishan,

 

Thanks for your quick response, I'll go through these documents, hoping this MCAP can solve my problem.

 

Regards.

Chris

0 Kudos
Explorer
Explorer
3,672 Views
Registered: ‎09-02-2009

Re: fast configuration for PCIE

Jump to solution

Hi Balkrishan,

 

I found the "Tandem PCIe Second Stage Bitstream Loading across the PCI Express Link" might not the right method to go with. Because the second stage bitstream will be loaded across the PCIE link, this is not achievable in my project. 

 

I have a large enough flash, can FPGA load the send part of bitstream from the same flash with only difference in address? E.g., address 0x0 - 0x7_ffff is used to keep the bitstream for PCIE interface, and address 0x8_0000 - highest is used to keep all the other bitstream. 

 

I've never had chance to use ICAP, can ICAP solve my problem?

 

Thanks

Chris

0 Kudos