UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
修改时间 10-19-2018 08:26 AM
对KU40fpga进行jtag的时候,系统提示以下问题:
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution:
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device. To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
是因为系统晶振没有提供的原因吗?
修改时间 10-19-2018 08:50 AM
Hi @direstraite,
是的,第一个solution,是指这个debug core的时钟要求是一个free running的时钟,也就是直接提供给FPGA的。第二个solution, User SCAN Chain有4个,如果用的不是默认的第一个,就需要用第二个solution。
修改时间 10-19-2018 02:15 PM
看config_status的bit13和bit14