UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Highlighted
Observer sureking
Observer
499 次查看
注册日期: ‎02-01-2018

请教有关methodology中的警告

在ultrafast设计法中,根据report_failfast报告中常常有关TIMING-6和TIMING-7的REVIEW,然后从report_methodology中查看详细信息,结果如下。

TIMING-6

The clocks CLK_OUT1_1 and rgmii_rxc are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_OUT1_1] -to [get_clocks rgmii_rxc]

TIMING-7

The clocks CLK_OUT1_1 and rgmii_rxc are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_OUT1_1] -to [get_clocks rgmii_rxc]

不是很能理解导致这两条警告的原因,求教,谢谢~

0 项奖励
1 条回复1
Xilinx Employee
Xilinx Employee
392 次查看
注册日期: ‎07-17-2008

回复: 请教有关methodology中的警告

请看一下UG906,第286页,附录A中对于这两个check的描述。

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug906-vivado-design-analysis.pdf

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励