UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
962 Views
Registered: ‎07-27-2018

Can UltraScale DBC/QBC pin be connected to BUFG?

Jump to solution
 
az8888
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
1,027 Views
Registered: ‎01-16-2013

Re: Can UltraScale DBC/QBC pin be connected to BUFG?

Jump to solution

yzha@blueorigin.com,

 

For DBC and QBC, Only dual purpose GC/QBC pin can be connected to BUFG. 

https://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

You can also use any GC pin to connect to BUFG. There are four GC pairs per bank. 

See Pg10 of UG572

“There are four GC pin pairs in each bank that have direct access to the global clock buffers, MMCMs, and PLLs that are in the CMT adjacent to the same I/O bank.”

http://www.xilinx.com/support/documentation/user_guides/ug572-ultrascale-clocking.pdf

 

You can also check this from Vivado package GUI. Open package GUI from elaborated design and under setting, select GC pin as highlighted in below image to find the GC pins per bank. 

Capture.JPG

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
Moderator
Moderator
1,028 Views
Registered: ‎01-16-2013

Re: Can UltraScale DBC/QBC pin be connected to BUFG?

Jump to solution

yzha@blueorigin.com,

 

For DBC and QBC, Only dual purpose GC/QBC pin can be connected to BUFG. 

https://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

You can also use any GC pin to connect to BUFG. There are four GC pairs per bank. 

See Pg10 of UG572

“There are four GC pin pairs in each bank that have direct access to the global clock buffers, MMCMs, and PLLs that are in the CMT adjacent to the same I/O bank.”

http://www.xilinx.com/support/documentation/user_guides/ug572-ultrascale-clocking.pdf

 

You can also check this from Vivado package GUI. Open package GUI from elaborated design and under setting, select GC pin as highlighted in below image to find the GC pins per bank. 

Capture.JPG

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------

View solution in original post

0 Kudos