cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Visitor
Visitor
413 Views
Registered: ‎03-21-2019

Effects due to exceed in Recommended Operating Limits for Input supply voltage pins

Jump to solution

Hi,

In Zync Ultrascale  devices, If the Recommended operating voltages exceed by Supply voltage by the regulator then does IC has possibility to work normal?

Does Chip pins has any margin excluding Recommended operating voltage other than specified in the datasheet?

For eg: VCCINTLP has Rec Oper range 0.808V to 0.892V, in case if the design supply voltage including tolerance delivers 0.802V to 0.898V , than does the device has possibility to work normal in the extreme range?

Please help us to understand the effects in case the Design supply voltage exceeds Recommended Operating voltage?

 

 

Capture.PNG
0 Kudos
Reply
1 Solution

Accepted Solutions
394 Views
Registered: ‎09-17-2018

Well,

The device is designed, characterized, and tested to function within the recommended voltage limits.  Out side those limits, function is not guaranteed.  That said, a higher voltage means somethings may work faster, with less delay, and that may lead to data errors due to timing problems.  Similarly, a lower voltage results in slower operation, and you may get data errors as some paths are too slow to meet timing.

You may be just fine with momentary excursions above the recommended, but in no case should you go above the absolute max values.  But, Xilinx will not support you if you operate outside of their recommended range. 

View solution in original post

0 Kudos
Reply
1 Reply
395 Views
Registered: ‎09-17-2018

Well,

The device is designed, characterized, and tested to function within the recommended voltage limits.  Out side those limits, function is not guaranteed.  That said, a higher voltage means somethings may work faster, with less delay, and that may lead to data errors due to timing problems.  Similarly, a lower voltage results in slower operation, and you may get data errors as some paths are too slow to meet timing.

You may be just fine with momentary excursions above the recommended, but in no case should you go above the absolute max values.  But, Xilinx will not support you if you operate outside of their recommended range. 

View solution in original post

0 Kudos
Reply