cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
485 Views
Registered: ‎01-29-2019

Use of IP Core with no license in Vivado

Jump to solution

Hi,

 

I was wondering if it is possible to use one the Xilinx IP Cores, let's say Gamma Correction, without license in order to run synthesis and simulation? Would I get synthesis errors due to I do not have the license?

Is also possible to run implementation and bitstream generation without license?

It is clear for me that at the end I have to buy the license, but I do not know if it is possible test the IP for free.

 

Thank you very much.

Kind regards,

Sergio

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar
Scholar
474 Views
Registered: ‎08-07-2014

@sergio,

Would I get synthesis errors due to I do not have the license?

I can only comment in a general way.

Almost all Xilinx cores can be used in simulation. If some special license is required, then the Synth stage run will inform you. There are some cores in which a hardware evaluation license is available. With that license you can generate a bit stream which will run for a couple of hours and then cease to function.

 

 

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer solved your problem.
-------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
2 Replies
Highlighted
Scholar
Scholar
475 Views
Registered: ‎08-07-2014

@sergio,

Would I get synthesis errors due to I do not have the license?

I can only comment in a general way.

Almost all Xilinx cores can be used in simulation. If some special license is required, then the Synth stage run will inform you. There are some cores in which a hardware evaluation license is available. With that license you can generate a bit stream which will run for a couple of hours and then cease to function.

 

 

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer solved your problem.
-------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
Highlighted
Observer
Observer
464 Views
Registered: ‎01-29-2019

Hi dpaul24,

 

thank you very much. Now it is clear for me.

 

Kind regards,

Sergio

0 Kudos