cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
2,227 Views
Registered: ‎04-06-2017

XCZU5EG pinout file

Goodmorning,
   I am looking for the pinout file of the zynq Ultrascale+ XCZU5EG with package SFVC784, but on the page
https://www.xilinx.com/support/package-pinout-files/zynq-ultrascale-plus-pkgs.html
I can find only pinout files for "XCZU2EG" and "XCZU3EG".
Since I saw from the product table that the XCZU2EG and the XCZU5EG are footprint compatibility, can I use pinout file for XCZU2EG also for XCZU5EG ?

If not, where i can find this file?

 

Thankes in advance,
Regards, Federico

0 Kudos
1 Reply
gnarahar
Moderator
Moderator
2,221 Views
Registered: ‎07-23-2015

@federico.massimi You can create one from Vivado. 

 

  1. Open IO Planning Project in Vivado 2017.1
  2. Do not import I/O Ports at this time option
  3. Select the Part 
  4. File -> Export -> Export I/O Ports  will give you the pinout in .csv format

 

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

0 Kudos