Hi,
The first thing I would look at is your clocks. If you have an AXI memory mapped master such as the RFSoC's processor then you can use that to interrogate the registers to see if the converter tile's POR state machines have completed, my guess is they're still waiting for a clock in the valid range this is because you've set the sample clock for both the DAC and ADC to be 1.47456 GHz with the PLLs not enabled. However, the ZCU111 Board user interface screenshots you've provided sets the analogue clocks to 122.88 MHz. The only way to configure the clocks is by using the processor in the RFSoC but your design doesn't show the processor or anything connected to the converter tile's AXI bus.
You could try a simple test bench setup with just your instance of the converter tile, provide it with the analogue clocks and write some procedures to perform AXI LITE writes and reads. From my limited experience, in the test bench, you need to start the POR state machine (this would happen automatically when implemented on the hardware IIRC) and then you can poll the registers to see when it completes. The DACs will complete their POR state machine within a few hundred us (simulation time) while the ADCs take maybe as much as twice as long, maybe a bit more. You should see that the tile outputs a clk_dac1 and clk_adc0 once it has completed the clocking part of the POR state machine (there's 15 states in total and state 6 is the start of the clocking portion).
Hope this helps.
