UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Help
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Highlighted
ryogitha
Contributor
Contributor

‎07-21-2018 07:01 AM

701 Views
Registered: ‎04-12-2018

Zynq Ultrascale+ MPSoC PL configuration

Jump to solution

Hi,

 

Can I configure zynq MPSoC PL when the ARM core in the PS is not active. Other than JTAG what are the possible methods of PL configuration.

 

Thanks,

Yogitha

0 Kudos
Reply
1 Solution

Accepted Solutions
smarell
Community Manager
Community Manager

‎07-22-2018 10:33 PM

789 Views
Registered: ‎07-23-2012

Re: Zynq Ultrascale+ MPSoC PL configuration

Jump to solution

The short answer is no. Please refer to the below snippet from UG1085-

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.

View solution in original post

Capture.PNG
0 Kudos
Reply
1 Reply
smarell
Community Manager
Community Manager

‎07-22-2018 10:33 PM

790 Views
Registered: ‎07-23-2012

Re: Zynq Ultrascale+ MPSoC PL configuration

Jump to solution

The short answer is no. Please refer to the below snippet from UG1085-

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.

View solution in original post

Capture.PNG
0 Kudos
Reply