cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
a_chami
Explorer
Explorer
3,241 Views
Registered: ‎04-12-2017

Zynq Ultrascale+ MPSoC V2017.1 - Bank 3[Dedicated]

Jump to solution

I have updated my desing to V2017.1 and noticed a new bank on the I/O config. of the Zynq.

 

This bank is named Bank 3[Dedicated]

Which pins are included in this bank?

Avi Chami MSc
FPGA Site
0 Kudos
1 Solution

Accepted Solutions
gnarahar
Moderator
Moderator
5,367 Views
Registered: ‎07-23-2015

@a_chami Thanks for the screenshots as I could get which one you referring to. 

.Bank 3 corresponds to PS Configuration pins in Bank 503 which are powered off VCCO_PSIO[3]ps_config.JPG

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

View solution in original post

5 Replies
gnarahar
Moderator
Moderator
3,228 Views
Registered: ‎07-23-2015

@a_chami Can you share the complete Part# of the device you using?

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

0 Kudos
a_chami
Explorer
Explorer
3,223 Views
Registered: ‎04-12-2017

Hi @gnarahar,

 

The part number is

xczu9eg-ffvb1156-2-i-es2

Avi Chami MSc
FPGA Site
0 Kudos
gnarahar
Moderator
Moderator
3,197 Views
Registered: ‎07-23-2015

@a_chami Can you share the screenshot of where you see Bank 3?

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

0 Kudos
a_chami
Explorer
Explorer
3,190 Views
Registered: ‎04-12-2017

Hi @gnarahar,

 

This is the screenshot on V2016.4

v2016.4.png

 

And this is a screenshot from V2017.1

 

v2017_1.png

Avi Chami MSc
FPGA Site
0 Kudos
gnarahar
Moderator
Moderator
5,368 Views
Registered: ‎07-23-2015

@a_chami Thanks for the screenshots as I could get which one you referring to. 

.Bank 3 corresponds to PS Configuration pins in Bank 503 which are powered off VCCO_PSIO[3]ps_config.JPG

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

View solution in original post