UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
146 Views
Registered: ‎08-13-2019

constraints

Jump to solution

hi,

In my xdc file the following constraints are used .May I know why and how is it being used and chosen.

 

current_instance system_basic_wrapper/system_basic_i/ddr4/ddr4_0/inst
set_property LOC MMCM_X0Y1 [get_cells -hier -filter {NAME =~ */u_ddr4_infrastructure/gen_mmcme*.u_mmcme_adv_inst}]

regards,

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar drjohnsmith
Scholar
133 Views
Registered: ‎07-09-2009

Re: constraints

Jump to solution
constraints are either written by the user, or come from the IP you define,

This looks like you have defined a DDR4 memory controller IP, which has very tight timing constraints, and defined pins,

As such the MMCM clock block used in the the DDR4 controller IP is also fixed, hence this constraint,
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>

View solution in original post

1 Reply
Highlighted
Scholar drjohnsmith
Scholar
134 Views
Registered: ‎07-09-2009

Re: constraints

Jump to solution
constraints are either written by the user, or come from the IP you define,

This looks like you have defined a DDR4 memory controller IP, which has very tight timing constraints, and defined pins,

As such the MMCM clock block used in the the DDR4 controller IP is also fixed, hence this constraint,
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>

View solution in original post