UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
939 Views
Registered: ‎03-18-2008

pull up

The eMMC IO needs a 10K pull up resistor for its bidirection IO.

 

it is ok by adding pull up constrain inside xdc?

 

0 Kudos
3 Replies
Voyager
Voyager
931 Views
Registered: ‎06-20-2017

Re: pull up

As long as you're okay with the PCB trace floating until the FPGA is configured, that would be fine.

Mike
0 Kudos
Scholar drjohnsmith
Scholar
915 Views
Registered: ‎07-09-2009

Re: pull up

just rember , the pull up io is not 10K, but much higher, 

       and as said, depending upon the fpga configuration pins, the io may or may not be pulled up at power up,

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
Highlighted
Explorer
Explorer
897 Views
Registered: ‎03-18-2008

Re: pull up

any matter with  fpga configuration pins?

0 Kudos