12-05-2010 06:49 AM
12-06-2010 02:39 PM
This is typical of designs that are not taking advantage of the pipeline registers within the DSP blocks. Please see the documentation pointed in previous reply as well as the XtremeDSP User Guide to learn how to enable the pipeline registers. Also, consider adding register stages within your combinatorial logic with the largest delay.