cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
larryhld
Observer
Observer
284 Views
Registered: ‎07-10-2019

DisplayPort 1.4 RX design example on zcu111

Jump to solution

I've gone through creating the design example for a zcu102 in PG300. I currently have a zcu111 and am attempting to implement the design example on it. I don't seem to be able to add the IP to the block diagram as shown in PG300 in step 6 on page 70. I get the errors below, any thoughts on what the issue might be adding the IP or if it is possible to host this design example on a zcu111? I do have one of the Inrevium TB-FMCH-VFMC-DP daughter boards on order.

Best Regards,

larryhld

 
  • [Common 17-69] Command failed: Invalid site type qualifier 'GTHE4_CHANNEL' specified
 
  • [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.CHANNEL_ENABLE' failed for IP 'design_1_v_dp_rxss1_0_1/bd_2209/bd_2209_dp_0'. ERROR: [Common 17-69] Command failed: Invalid site type qualifier 'GTHE4_CHANNEL' specified
 
  • [IP_Flow 19-3428] Failed to create Customization object design_1_v_dp_rxss1_0_1/bd_2209/bd_2209_dp_0
 
  • [IP_Flow 19-5622] Failed to create IP instance 'bd_2209_dp_0'. Failed to customize IP instance 'bd_2209_dp_0'. Failed to load customization data
 
  • [BD 41-1712] Create IP failed with errors
  • [BD 5-7] Error: running create_bd_cell -vlnv xilinx.com:ip:displayport:8.1 -type ip -name dp .
 

 

 

 

0 Kudos
Reply
1 Solution

Accepted Solutions
florentw
Moderator
Moderator
247 Views
Registered: ‎11-09-2015

Hi @larryhld 

I can reproduce this issue with 2019.2 but not with 2020.1. So I would suggest you move to vivado 2020.1 to design your project.

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

2 Replies
florentw
Moderator
Moderator
248 Views
Registered: ‎11-09-2015

Hi @larryhld 

I can reproduce this issue with 2019.2 but not with 2020.1. So I would suggest you move to vivado 2020.1 to design your project.

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

larryhld
Observer
Observer
225 Views
Registered: ‎07-10-2019

That worked for me as well, Thanks @florentw