04-05-2011 12:46 PM
i implemented the JPEG-LS algorithm for my master thesis with system generator. Now i synthesized my model i i become the report in the attachment.
Can anybody say me, what is important in this algorithm, and if the results are good or not? I'm a really beginner in the fpga section, and i don't know how to evaluate this report. I only think 16,xxx Mhz is very slow for such a simple algorithm or not?
Thx in advance,
09-29-2011 07:46 PM
The problem is that you don't have any pipelining. This works okay in software, and maybe in an ASIC, but FPGAs are register rich so you get your best performance when you add pipelining to your design.