cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
1,943 Views
Registered: ‎05-04-2014

HDMI TX IP bus skew problem

Jump to solution

Hi,

 

I generated HDMI passthrough example design and add MIG ip and bram ip. After I ran the design, vivado show the critical warning as below picture

1.PNG

2.PNG

And then I opened implemented design and used the bus skew report command 

3.PNG

I found all bus skew came from HDMI TX ip.

4.PNG

 

 The attached is my bus skew report. How do I fix it?

 

BR,

Sitting

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
1,923 Views
Registered: ‎08-02-2007

Re: HDMI TX IP bus skew problem

Jump to solution

@sitting

 

I used your dcp to generate timing summary, couldn't see any timing errors. Can you confirm if checkpoint is post-implementation? If so, I think you can ignore the warning.

View solution in original post

13 Replies
Highlighted
Xilinx Employee
Xilinx Employee
1,932 Views
Registered: ‎03-30-2016

Re: HDMI TX IP bus skew problem

Jump to solution

Hello @sitting

from your report, I can see that all Endpoint Source/Destination & Reference Source/Destination are coming from the same module (XPM_GRAY_INST).

From:exdes_i/v_hdmi_tx_ss/U0/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg*
To:exdes_i/v_hdmi_tx_ss/U0/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg*

Could you try to add floor-planning restriction using pblock ? (please see UG906 Chapter 7 for detailed info)
Floorplanning may help your design to meet timing.

Best regards
Leo

XF_HDMI_TX_SKEW.png
0 Kudos
Highlighted
Explorer
Explorer
1,918 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @karnanl,

 

Do I restrict all the HDMI TX or only XPM_GRAY_INST?

 

Best regards

Sitting

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,911 Views
Registered: ‎03-30-2016

Re: HDMI TX IP bus skew problem

Jump to solution

Hello @sitting

You can create floorplan with pblock for HDMI TX SS as a start-point.

Best regards
Leo

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,906 Views
Registered: ‎08-02-2007

Re: HDMI TX IP bus skew problem

Jump to solution

@sitting

 

From the timing report, the source and destination are from different clock domains, the requirement is 3.367 ns. Can provide dcp and xdc file, so I can double check if the timing constraint is correct.  

Highlighted
Explorer
Explorer
1,878 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

Here are the download links:

DCPConstraint

 

BR,

Sitting

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,851 Views
Registered: ‎08-02-2007

Re: HDMI TX IP bus skew problem

Jump to solution

@sitting

 

I have checked the dcp file, the pink route is the one has the problem. As link_clk and video_clk are both from the same PLL, they are related clock, vphy_clk.JPG

 

When I run report_clocks, both of them are constraints to 297MHz. For Video_CLK(vclk_from_txpll), it's correct.

For link_clk, 148.5Mhz should be enough. We have reported this issue.

report_clk.JPG

To improve timing, you can use normal timing closure, please try to use a different implementation strategy (eg. performance_explore), and see if it improves things.

 

Highlighted
Explorer
Explorer
1,840 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

I will try other implementation strategy. Which vivado version will fix this issue?  

 

 

 

Thanks

Sitting

0 Kudos
Highlighted
Explorer
Explorer
1,801 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

I have tried different implementation strategies, but bus skew problem is still exist. Waiting for your release of new patch seems the best way

 

BR,

Sitting

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,726 Views
Registered: ‎08-02-2007

Re: HDMI TX IP bus skew problem

Jump to solution

No patch is needed, you can manually add constraint to constrain link_clk to 148.5 Mhz, following is an example, you probably need to change accordingly :

create_clock -name link_clk -period 6.734 [get_ports link_clk]

Highlighted
Explorer
Explorer
1,410 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

There are two constraints in video phy xdc as following:

create_clock -period 3.367 [get_pins -hier -filter {name=~*/XCVR_CH*_INST/gtxe2_i/TXOUTCLK}]









create_clock -period 3.367 [get_pins -hier -filter {name=~*/XCVR_CH*_INST/gtxe2_i/RXOUTCLK}]

Is it possible to change 3.367 to 6.734 directly?

 

BR,

Sitting

0 Kudos
Highlighted
Explorer
Explorer
1,398 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

I tried to change 3.367 to 6.734 directly and reran implementation. The bus skew issue was solved, but it generated new critical warning as following.

 

timing_2.PNG

I didn't see any timing issue in timing summary.

timing_3.PNG

 

Could you help me to check checkpoint as following link?

https://drive.google.com/open?id=1eQ8cRcVEmsy1vXgZ__sfSGRT0fuWVRA5

 

BR,

Sitting

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,924 Views
Registered: ‎08-02-2007

Re: HDMI TX IP bus skew problem

Jump to solution

@sitting

 

I used your dcp to generate timing summary, couldn't see any timing errors. Can you confirm if checkpoint is post-implementation? If so, I think you can ignore the warning.

View solution in original post

Highlighted
Explorer
Explorer
1,378 Views
Registered: ‎05-04-2014

Re: HDMI TX IP bus skew problem

Jump to solution

Hi @xud,

 

  I have checked it again, checkpoint is post-implementation. As you mentioned, I can ignore this critical warning.

 

BR,

Sitting

0 Kudos