cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
5,504 Views
Registered: ‎11-17-2015

How does a monitor interacts to my ZC706/702 with onboard ADV7511?

Jump to solution

I use a Dell P2415Q with the onboard ADV7511 transmitter. 

My RTL generates a 1080P video. On ZC702, the monitor was able to receive the video with no hassle. 

However on ZC706, the monitor is unable to receive the same video and goes to Sleep mode few seconds after I program the FPGA. 

However after I manually connect my PC to the monitor via the m-DP, display windows, then switch video source back to HDMI, I can see the FPGA video. I am positive the hsync/vsync/de/video are carrying good data, resolution and timing. 

 

I understand a bit of EDID. Does the ZC706 tell the monitor resolutions via iic/adv7511 or does the monitor detect resolution by the signal on the ADV7511? 

 

I wonder what's going on? 

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Teacher
Teacher
9,337 Views
Registered: ‎06-16-2013

Hi lis_user1

 

First of all, you don't need EDID if your design only output video signal which is followed VESA/CVT or CEA-861 and supported video timing to Dell P2415Q.

I guess, I suspect your video timing or signal integrity of pixel clock is wrong.

It means that I suspect them even if the result of ZC702 is fine.

 

Therefore, could you tell me the following ?

 

1) How do you define video timing ? by yourself or by VESA/CVT or CEA-861 or other ?

2) What is pixel clock frequency ? Is it 148.5[MHz] (CEA-861) ?

3) How long is your HDMI cable ?

 

If your video timing is NOT based on VESA/CVT or CEA-861, I recommend to modify your video timing.

 

Thank you.

Best regards,

 

View solution in original post

7 Replies
Highlighted
Xilinx Employee
Xilinx Employee
5,501 Views
Registered: ‎08-01-2008

check this link
https://wiki.analog.com/resources/tools-software/linux-drivers/platforms/zynq

 

these links can also guide you

 

https://wiki.analog.com/resources/fpga/xilinx/kc705/adv7511
https://ez.analog.com/thread/79577


Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Highlighted
Explorer
Explorer
5,493 Views
Registered: ‎11-17-2015

Reading. 

 

balkris are you aware of any PDF or presentations on how to modern LCD monitor interacts with video source? 

I didnt manage to narrow down to a good document on Google. 

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
5,488 Views
Registered: ‎08-01-2008

LCD monitor supports HDMI or display port  or DVI interface . I think if your source capable of these any standard you can connect to LCD

 

check this demo

https://www.youtube.com/watch?v=oDvD984dpmM

https://www.youtube.com/watch?v=3RwCoPxjy2A

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Highlighted
Teacher
Teacher
9,338 Views
Registered: ‎06-16-2013

Hi lis_user1

 

First of all, you don't need EDID if your design only output video signal which is followed VESA/CVT or CEA-861 and supported video timing to Dell P2415Q.

I guess, I suspect your video timing or signal integrity of pixel clock is wrong.

It means that I suspect them even if the result of ZC702 is fine.

 

Therefore, could you tell me the following ?

 

1) How do you define video timing ? by yourself or by VESA/CVT or CEA-861 or other ?

2) What is pixel clock frequency ? Is it 148.5[MHz] (CEA-861) ?

3) How long is your HDMI cable ?

 

If your video timing is NOT based on VESA/CVT or CEA-861, I recommend to modify your video timing.

 

Thank you.

Best regards,

 

View solution in original post

Highlighted
Xilinx Employee
Xilinx Employee
5,443 Views
Registered: ‎08-02-2011

The ADV7511 has a whole bunch of registers for control and status via I2C. Handling things like hot plug detect, for example, happen at the application level. You can also control the timing of the clock relative to the data. I'd start poking around with these types of things to see what's going on.

 

I'd also go grab an existing design to get an idea for how the registers are programmed for a given board:

http://www.xilinx.com/support/answers/61625.html

 

www.xilinx.com
Highlighted
Explorer
Explorer
5,236 Views
Registered: ‎11-17-2015

When I started I wanted to clean up the path between ZC7020 and PQ2415 so I used the AN-1270 codes with 1080P mode as sync/data generator. And I use A9 and an axi_iic (as main_iic) for the control. 

 

I used si570 on ZC702 as clock and managed to adjust the clock to achieve a 60fps down to 15 fps on PQ2415, all without any hassles. The video shows on PQ2415 immediately after FPGA is programmed, without A9 running. That made me complacent that the HDMI interface is as simple and that register programming is optional. 

 

http://www.analog.com/media/en/technical-documentation/application-notes/AN-1270.pdf

 

After migrating to ZC706, the same scenarios didnt repeat.I am able to capture a few lines of video in iLA with good data and timing. 

 

I wonder whether it's mistakes in migration or my ZC702 experience was incidental. I haven't adjusted the I2C registers in ADV7511 though. 

 

 

0 Kudos
Highlighted
Explorer
Explorer
5,234 Views
Registered: ‎11-17-2015

Thank you. 

It's true I didn't adjust the I2C on the ZC706. I am aware that the ADV7511 connection on 706 is different from 702. 

I will look into that. 

 

0 Kudos