cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bhanu27
Contributor
Contributor
1,110 Views
Registered: ‎05-10-2019

How to SWAP MIPI P AND N for a data lane, C_DL_IO_SWAP parameter

Jump to solution

Hi,

We have an issue on our board where P and N lanes are swapped. I was wondering how can i swap P and N lanes for MIPI IP. I see following properties for MIPI RX subsystem IP.

C_DL1_IO_SWAP.

Let me know if anyone has successfully implemented IO SWAP using this parameter

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
bhanu27
Contributor
Contributor
730 Views
Registered: ‎05-10-2019

Final Status is that I was able to resolve this issue by doing an ECO.

View solution in original post

5 Replies
ebrahimm
Xilinx Employee
Xilinx Employee
1,079 Views
Registered: ‎07-16-2019

Hi,

Unfortunately, XILINX MIPI D-PHY IP does not support P/N swap.

Here is a similar question and answer on another forum thread where another solution is possible: https://forums.xilinx.com/t5/Video/Swap-polarity-MIPI-D-Phy-HS-LVDS-input/td-p/1021113

I hope this helps!

Ebrahim

bhanu27
Contributor
Contributor
980 Views
Registered: ‎05-10-2019

Hi Ebrahim,

When C_DL_IO_SWAP parameter is True for lane 1 and lane2. The implemented netlist shows the N and P are swapped for Data lane 1 and Data lane 2. Please see snapshot attached.

Could you please check with the MIPI CSI2 RX IP team to see if there is any option to SWAP the P and N for a data lane.

Best Regards

Implementation_netlist.png
Implemented_netlist_view_Swap_DLane1_2.png
0 Kudos
florentw
Moderator
Moderator
915 Views
Registered: ‎11-09-2015

Hi @bhanu27 

As per the topic refered by @ebrahimm 

C_DL**_IO_SWAP is a hidden parameter for internal debug. Please ignore.

This is not supported


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
karnanl
Xilinx Employee
Xilinx Employee
741 Views
Registered: ‎03-30-2016

Hello @bhanu27

If your question is answered. Could you please kindly mark this post as solved ?
So other forum users can learn from your experience.

Thanks & regards
Leo


------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
Versal Example Designs : LINK
>>------------------------------------------------------------------------------------------------
0 Kudos
bhanu27
Contributor
Contributor
731 Views
Registered: ‎05-10-2019

Final Status is that I was able to resolve this issue by doing an ECO.

View solution in original post