cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Participant
Participant
369 Views
Registered: ‎07-04-2018

MIPI_DPHY_DCI for Ultra96

In my project, I use IBUFDS_DPHY for clk_rx and data_rx . When the vivado generates the bit file, the vivado shows the following error: [DRC AVAL-252] ibufds_dphy_only_MIPI_DPHY_DCI: IBUFDS_DPHY design_1_i/mipi_dphy_0/inst/IBUFDS_DPHY_clk IOSTANDARD attribute (DEFAULT) may only have the value MIPI_DPHY_DCI. How can I solve this error?
Tags (2)
0 Kudos
2 Replies
Highlighted
Xilinx Employee
Xilinx Employee
347 Views
Registered: ‎03-30-2016

Hello @shixiaoke 

Could you please let me know
Is there any particular reason to use IBUFDS_DPHY without MIPI D-PHY IP ?
What is clk_rx and data_rx ( Is it MIPI D-PHY IP input clock/data) ? Where do you connect these input signals to ?

Regards
Leo

0 Kudos
Highlighted
Moderator
Moderator
241 Views
Registered: ‎10-04-2017

Hi @shixiaoke,

 

Are you still running into an issue?

If so, please reply back so that the community can help solve your problem.

 

Thanks and Regards,

Don't forget to reply, kudo, and accept as solution.

Xilinx Video Design Hub