cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
1,421 Views
Registered: ‎06-21-2018

Synchronization of Video Timing Controller as generator using fsync_in, outputs remain static

Jump to solution

I have had no success trying to sync a VTC via its fsync_in pin, from another VTC's fsync_out. There are just no signals toggling on the outputs. Below is some relevant info, I'd appreciate advice please.

- VTC ver 6.1

- Vivado 2015.4

Use in block design:

VTCinstance.PNG

Setup:

VTCmainsetup.PNG

VTCformatsetup.PNG

 

 

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
1,513 Views
Registered: ‎11-09-2015

HI @reindeer613,

 

Could you move to a newer vivado version. The fsync option in the GUI is an issue which is fixed in 2016.3. I reccomend you to move the the latest vivado version (i.e to 2018.2)

 

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

4 Replies
Highlighted
Teacher
Teacher
1,399 Views
Registered: ‎07-09-2009

how are you coming to this conclusion ?

 

what have you done already to test ?

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Highlighted
Moderator
Moderator
1,372 Views
Registered: ‎11-09-2015

Hi @reindeer613,

 

The first thing I note is that you have "enable detection" enabled while all the signals for detection are disabled. I am not sure this could work.

 

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Highlighted
Visitor
Visitor
1,337 Views
Registered: ‎06-21-2018

Hi, this VTC is part of a larger system that I am developing on a Zedboard, and found the problem with the following setup:

1) no AXI-lite interface.

2) ~80MHz input clock with synchronous reset

3) fsync_in derived from another VTC's vsync  (1 clock pulse wide)

4) output syncs go to the system, but also to pins on the IO connectors

5) measure with a scope to confirm clock input and fsync_in as required. The reset is used by other parts of the system that work, so I assume the VTC is not stuck in reset.

 

The result is just static outputs, ie, HS, VS and AV remain high or low.

 

To answer @florentw 's question, it appears to be impossible to de-select detection, and then select "Synchronize Generator to Detector or to "fsync_in". The option becomes grayed out, and the fsync_in pin is not made available.

0 Kudos
Highlighted
Moderator
Moderator
1,514 Views
Registered: ‎11-09-2015

HI @reindeer613,

 

Could you move to a newer vivado version. The fsync option in the GUI is an issue which is fixed in 2016.3. I reccomend you to move the the latest vivado version (i.e to 2018.2)

 

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post