09-09-2020 02:43 AM
I have no more knowledge in FPGA interfacing , I am designing a digital readout circuit to read the a sequence of frames as input and output the active pixels information (pixel value and pixel address) . output is 18bits . the target FPGA board is Artix-7 xc7a100tfgg484. target frequency is 100MHZ . my code is in verilog.
My question is ,
how to transfer the output (18 bits ) from FPGA to my PC for verification ? which interface is most proper and provide me some useful resources that may help me to do it as my knowledge is poor *-*
09-09-2020 02:54 AM
Serial interfaces will be slow in your case.
I would say Ethernet is a good option.
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem
09-09-2020 04:41 AM
You didn't tell us what board you have, only what FPGA is on it. What connectors does your board have? Does it have an ethernet jack? What about a USB port that is not dedicated to JTAG? Ethernet is a good way to transfer the data. You will probably need to instantiate a Microblaze to format your data into packets.
09-09-2020 02:28 PM
How long is this interval time to output 18bit data ? Every cycle ? Or ex. 16.6[ms] ? Or other ?
It's difficult to reply this question without like this information...
09-09-2020 07:00 PM
You achieve what you want to do, if you can output exactly digital 18bit data as analog signal via analog RGB.
Of cause, host machine must have capture video data.
Would you consider it ?