cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
xjtusirius
Observer
Observer
1,179 Views
Registered: ‎09-07-2017

Ultra high-speed CMOS image sensor signal processing

Jump to solution

Hi,

 

I am designing a CMOS image sensor system with Artix-7 (XC7A200-2) FPGA, the CMOS sensor outputs video stream through 16 LVDS channels, the frame rate is up to 1000 Frames/s @ 1280 x 1024. I know there are some image processing IP provide by Artix-7/ Vivado. My question is whether those IPs can support such high speed frame rate/data rate? Do you have any reference doc/design except  xapp794?

 

Thanks.

Tags (1)
0 Kudos
1 Solution

Accepted Solutions
watari
Professor
Professor
1,172 Views
Registered: ‎06-16-2013

Hi @xjtusirius

 

The important point is how to receive this signal from CMOS sensor.

How do you receive it ?

 

BTW, I guess the following url (post) is helpful for you.

Your question is similer the followings.

Would you read it ?

 

https://forums.xilinx.com/t5/Video/LVDS-camera-interface-deserialization-question/td-p/908551

 

Best regards,

View solution in original post

4 Replies
watari
Professor
Professor
1,173 Views
Registered: ‎06-16-2013

Hi @xjtusirius

 

The important point is how to receive this signal from CMOS sensor.

How do you receive it ?

 

BTW, I guess the following url (post) is helpful for you.

Your question is similer the followings.

Would you read it ?

 

https://forums.xilinx.com/t5/Video/LVDS-camera-interface-deserialization-question/td-p/908551

 

Best regards,

View solution in original post

xjtusirius
Observer
Observer
1,165 Views
Registered: ‎09-07-2017

Hi @watari,

 

Thanks for reply, the vender of CMOS sensor provides the IP solution to receive 16 channel (12b/pixel, RGB format) LVDS data, then combines to a 192bit data @ 45MHz. Can I directly use the video processing IP to process the data? 

 

Thanks.

0 Kudos
watari
Professor
Professor
1,148 Views
Registered: ‎06-16-2013

Hi @xjtusirius

 

Unfortunately, you should design an original receiver logic.

However, you can refer the similar solution, as I already mentioned previous post (link)m and consider it.

 

Best regards,

 

0 Kudos
florentw
Moderator
Moderator
1,072 Views
Registered: ‎11-09-2015

Hi @xjtusirius,

Is everything clear for you on this subject?

If your question is answered or your issue is solved, please kindly mark the response which helped as solution (click on "Accept as solution" button below the reply)

If this is not solved/answered, please reply in the topic giving more information on your current status.

Thanks and Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos