cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
nemesmarcell
Newbie
Newbie
752 Views
Registered: ‎11-21-2019

VDMA - setup no output signals (hsync, vsync)

Jump to solution

Hello,

I have a Vivado module design which is attached as a pdf but I have attached a picture of the most relevant part of the design.

Képkivágás5.PNG

As I have observed using an ILU module, the output signals hsync and vsync are set to constant value 0 so those are not generated correctly.

Based on the manual of the used VGA expansion module, we have set 50MHz as the clock for the video system.

I have implemented the initialization of the VDMA module as follows:

Képkivágás.PNG

This section is called like this:

status = run_frame_buffer(XPAR_AXIVDMA_0_DEVICE_ID, HRES, VRES);
if (status != 0) {
xil_printf("Failed to run framebuffer, status: 0x%X\r\n", status);
return XST_FAILURE;
}

Here can be seen the setup for each module:

Képkivágás4.PNGKépkivágás3.PNGKépkivágás2.PNG

 

Can anyone help me why the VGA output signals are set to constant 0 value?

Thank you for the help!

0 Kudos
1 Solution

Accepted Solutions
florentw
Moderator
Moderator
611 Views
Registered: ‎11-09-2015

Hi @nemesmarcell 

You might want to check the register values of the VDMA to see if you have any error. You might want to refer to my Video Series 25: Debugging issues on the AXI VDMA IP


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

4 Replies
florentw
Moderator
Moderator
677 Views
Registered: ‎11-09-2015

HI @nemesmarcell 

You might want to read my Video Beginner Series 8: Debugging the AXI4-Stream to Video Out IP

Checking with an ILA the overflow, underflow and stratus output of the AXI4-Stream to Video out will probably help


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
nemesmarcell
Newbie
Newbie
651 Views
Registered: ‎11-21-2019

Thank you for the help!

According to my analysis the VDMA doesn't provide any outputs.

Do you have any idea what could be wrong in this case? Please take a look at the attached pdf and the implementation.

The goal would be to send 640*480 RGB VGA image from the memory.

0 Kudos
watari
Teacher
Teacher
642 Views
Registered: ‎06-16-2013

Hi @nemesmarcell 

 

I suggest you to set the parameter as VGA video timing (640x480@60Hz) on VTC.

Also, I suggest you to refer @florentw 's Video Beginner Series 8.

 

Best regards,

florentw
Moderator
Moderator
612 Views
Registered: ‎11-09-2015

Hi @nemesmarcell 

You might want to check the register values of the VDMA to see if you have any error. You might want to refer to my Video Series 25: Debugging issues on the AXI VDMA IP


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post