Showing results for 
Show  only  | Search instead for 
Did you mean: 
Registered: ‎12-10-2019

Which is the best way to display a 10x10 image via HDMI with the adv7511 using ac701 board?

Hi, I was able to display color bars with my ac701 board via HDMI, I am sending an 800x600 image using the TPG IP, but now I would like to replace the TPG and send a 10x10 image that I have allocated in a RAM, what would be the best way to achieve this?

I have two ideas:

1.- customize the VTC IP to allow me a 10x10 input and create a customized TPG block with VHDL

2.- interpolate my 10x10 image to an 800x600 image and create a customized TPG block with VHDL

or maybe is there a better way to achieve this objetive?


Tags (4)
0 Kudos
2 Replies
Registered: ‎10-04-2017

Hi @jg_spitfire,

It seems like you have moved passed some of your previous issues. Can you please go back and reply to the ones you have solved with the answer to close out the question?
This way the community does not spend time on an issue you have already solved.


For this question, there are many ways of doing this but it depends on what your end goal is.

Most of the Xilinx IP is built for a minimum 64x64 and even at that point, you will need a special display capable of 64x64.

To add to your list of options, you can send the 10x10, but pad it with extra data so that it is in the center of another resolution.

EX: 800x600 where 790 of the horizontal pixels are set to default black in the 10 vertical lines being used.

To show what I mean here is a small example where b is a black pixel and x is your data






To do this, you would allocate a larger section of RAM and pad the data accordingly. Then you would use either the VDMA or VFB to pull the data out and convert it to a streaming interface.

Alternatively, if you are trying to save RAM space, you can create a custom DMA and then pad the data as it is pulled out.

This is an interesting use-case is there a goal you have in mind? There may be an easier way to achieve the end goal.



Don't forget to reply, kudo, and accept as solution.

Xilinx Video Design Hub
Registered: ‎12-10-2019

Hi @samk I already have replied the other issues I had, and I will try the solution proposed, thanks