cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
vignesh_econ
Participant
Participant
1,458 Views
Registered: ‎06-19-2018

Zynq ultrascale+ SelectIO ZCU104 Evaluation kit

Jump to solution

In Zynq ultrascale+ SelectIO - MIPI CSI-2 RX PHY, If we using 2-lane mipi dphy interface in one nibble. Then, can we use the other nibble pins in that same byte group as GPIO? 

Tags (3)
0 Kudos
1 Solution

Accepted Solutions
sandrao
Community Manager
Community Manager
1,536 Views
Registered: ‎08-08-2007

In general yes, if you use the CSi-2 RX PHY then the rest of the nibble can be used as GPIO. You would need to use an IOSTANDARD that is compatible with the MIPI IOSTANDARD. Table 1-77: VCCO and VREF Requirements for Each Supported I/O Standard of UG571 lists the Vcco and Vref requirements of each standard to help you understand which standard can be combined. Vivado pin placement also has these rules built in.

http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

If you are using the ZCU104 board this has a specific pinout, there is a Master Constraints file and you need to stick to the IOSTANDARDs used here. See Appendix B of UG1267

http://www.xilinx.com/support/documentation/boards_and_kits/zcu104/ug1267-zcu104-eval-bd.pdf

Thanks,

Sandy


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub , Versal Blogs and the Versal Useful Resources .

------------------------------------------------------------------------------------------------

View solution in original post

1 Reply
sandrao
Community Manager
Community Manager
1,537 Views
Registered: ‎08-08-2007

In general yes, if you use the CSi-2 RX PHY then the rest of the nibble can be used as GPIO. You would need to use an IOSTANDARD that is compatible with the MIPI IOSTANDARD. Table 1-77: VCCO and VREF Requirements for Each Supported I/O Standard of UG571 lists the Vcco and Vref requirements of each standard to help you understand which standard can be combined. Vivado pin placement also has these rules built in.

http://www.xilinx.com/support/documentation/user_guides/ug571-ultrascale-selectio.pdf

 

If you are using the ZCU104 board this has a specific pinout, there is a Master Constraints file and you need to stick to the IOSTANDARDs used here. See Appendix B of UG1267

http://www.xilinx.com/support/documentation/boards_and_kits/zcu104/ug1267-zcu104-eval-bd.pdf

Thanks,

Sandy


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub , Versal Blogs and the Versal Useful Resources .

------------------------------------------------------------------------------------------------

View solution in original post