Hi.
Is it possible to configure a mem2mem pipeline with two input port with xilinx v4l2 mem2mem driver?
we have an IP core that has two s_axis inputs and a m_axis output stream. I want to develop a v4l2 driver for this IP and use it as a sub-device in a mem2mem pipe.
multi stream pipeline
thanks