08-12-2020 06:49 AM
What's Vivado version, device family, package type and speed grade? Transceiver width should be changeable. I need to double check.
The Max line rate is already 5.94G.
It's mentioned in PG230 :
TX/RX Max GT Line Rate: Specifies the maximum line rate for the transceiver. For HDMI protocol, this option is fixed to 5.94 Gb/s.
08-12-2020 07:26 AM - edited 08-12-2020 08:10 AM
1>is there a 10bit to 40bit convertion bridge for this hdmi phy?
2>how to force this phy to work on 1.485Gbps mode ?
08-18-2020 09:00 AM
This has been documented in latest PG230 :
Video PHY driver handles the line rate.Depending on the resolution and color space, driver calculates the needed line rate, access DRP interface of GT, and configure it to the correct line rate.
08-19-2020 01:01 AM
The corresponding reference clock frequencies must be constrained at the Vivado Project top level XDC file at 297 MHz; that is, create_clock -period 3.367[get_ports <HDMI TX/RX REFCLK portname>]
This is the constraint to define the clock freq for Video PHY. Please note for 4kp60, the reference clock frequency is 148.5Mhz, not 594Mhz(pixel clock).
08-25-2020 03:48 PM
09-01-2020 01:09 AM
Figure 17 and 18 in Chapter 4 of PG230 shows the initial flow
GT TX phase alignment sequence and TX/RX reset sequence is part of Video PHY initial flow, you can find more information and associated waveform figure in Transceiver User Guide. Different device families have different types of GT.
Register direct access is not supported by HDMI. In Appendix D of PG235/236, it provides more details on API description, and user case examples on what API is needed to initialize the design.
Simulation is not supported either. There is no simulation waveform for Video PHY.