UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer chanyeoh
Observer
3,681 Views
Registered: ‎03-11-2016

AXI-Stream to Video Out and Video In to AXI-Stream

Hello all,

I have been trying to convert the AVNET core into RGB and some video processing. However, I would like to access cores I have written before for the video out.

 

So, my goal is:

Avnet HDMI IN => Video In to AXI-4 Stream => Chroma Resample => YCbCr to RGB => Video4-Stream to Video out => (My Cores) => Video4-Stream to Video In => RGB to YCbCr => ...

 

So everything works if I do this:

Avnet HDMI IN => Video In to AXI-4 Stream => Chroma Resample => YCbCr to RGB => RGB to YCbCr => ...

 

However, when I added the Video4-Stream to Video out core and Video4-Stream to Video In core, things seem to fail. I am unsure why tho. The design looks like such:

setup.png

 

Some tip and guidance is appreciated, as I'm unclear on how to solve such an issue.

0 Kudos
11 Replies
Moderator
Moderator
3,654 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh,

 

How do you check that it is working in this case Avnet HDMI IN => Video In to AXI-4 Stream => Chroma Resample => YCbCr to RGB => RGB to YCbCr => ...?

And why do you say that it is not working in the other case?

 

What I usually check when I have issue in a video design:

-> Check the underflow/overflow signals of Video In to AXI-4 Stream

-> Add an ILA to see if there are some change on the tready and tvalid signals

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer chanyeoh
Observer
3,636 Views
Registered: ‎03-11-2016

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hello,

I was able to check it when I compiled to whole project and run it. Everything ran properly.

 

When I check the underflow/overflow signals of Video In to AXI-4 Stream they are both 0.

When I check the ILA I do see changes from the tvalid signal. tready is always set to 1.

 

I have also checked the video active signals, and it turns out to be the same as the tvalid signal. However, for some reason, the video is not being shown/framing correctly.

 

0 Kudos
Moderator
Moderator
3,631 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh,

 

What do you use to display the video? Do you have data at the output of the design?

 

Thanks and Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer chanyeoh
Observer
3,629 Views
Registered: ‎03-11-2016

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hello,

On the output side, it appears to underflow, and the video is not locked. The HSync, VSync and Video Active are also not active. I wonder why is such the case.

0 Kudos
Moderator
Moderator
3,616 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh,

 

Continu to use an ILA on the upstream blocks to understand why


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer chanyeoh
Observer
3,597 Views
Registered: ‎03-11-2016

Re: AXI-Stream to Video Out and Video In to AXI-Stream

 
0 Kudos
Highlighted
Observer chanyeoh
Observer
3,596 Views
Registered: ‎03-11-2016

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi,

I have finally manged to get some output. However, I am unable to understand the underflow. It seems to be the same width as the inactive frame. Why would such behavior happen? Does that mean I have to use VDMA?setup.png

0 Kudos
Moderator
Moderator
3,583 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh,

 

It happens because you are running at the same frequency input and output. So each time you have data available, they are sent out directly.

 

Yes using a VDMA to do frame buffering can help.

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer chanyeoh
Observer
3,576 Views
Registered: ‎03-11-2016

Re: AXI-Stream to Video Out and Video In to AXI-Stream

What if I want to avoid VDMA? Is there any way to avoid it? What would happen if I ran the output frequency 0.1 MHz slower? Would it resolve the issue.

0 Kudos
Moderator
Moderator
2,599 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh

 

Yes I guess that if your output frequency is slightly below you won't see the underflow. But I would reduce the frequency by at least 1MHz.

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Moderator
Moderator
2,531 Views
Registered: ‎11-09-2015

Re: AXI-Stream to Video Out and Video In to AXI-Stream

Hi @chanyeoh,

 

Any updates on this issue? Is it solved? If yes please close the thread marking it as solved.

 

Kind Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos