UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor srui
Visitor
7,306 Views
Registered: ‎10-15-2007

Bi-directional pins: how to configure them in system generator?

Hi all,

 

I want to use a set of FPGA pins as bi-directional I/Os together with System Generator. How can I do this? How do I configure my target hardware for this?

 

Best regards,


Sergio Rui Silva

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
7,305 Views
Registered: ‎08-07-2007

Re: Bi-directional pins: how to configure them in system generator?

bi-directional Gateways are not currently availble in System Generator.  Inputs and outputs should be treated seperately and once the HDL is generated a bi-directional port can be created at the top level to route these through a single IO.  Take a look at answer record 15505 for more details:
http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=15505

Another possibility is to attempt to bring in a bi-directional IO buffer with an HDL black box, however the former is the recommended flow.
0 Kudos
Visitor blende64
Visitor
7,251 Views
Registered: ‎11-09-2007

Re: Bi-directional pins: how to configure them in system generator?

Hi jeffreyh,

I have the same Problem, but please give me a detailed, beginner-friendly explanation of howto "bring in a bi-directional IO buffer with an HDL black box" . Which files need to be changed? and how?
(EDK 8.1i)

Thank you



0 Kudos
Visitor r_a_c_a_4_u
Visitor
7,022 Views
Registered: ‎03-15-2008

Re: Bi-directional pins: how to configure them in system generator?

i have a similar problem .... but i want to change the sample time of my output of black box... how should i do it ?....
0 Kudos