UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer cbranson
Observer
4,902 Views
Registered: ‎09-12-2007

Getting Signals not listed in AccelDSP, can it be done?

Hi,
 
I am currently using FIFOs and I'd like to have use of the RD_ACK signal that is available under the system generator.  How can I edit the block so I have use of this signal?  I'd assume it can be done somehow since the signal is listed in the core generator that is used.
 
Currently I'm using an inverted empty signal with delay, however the timing diagram shows it changing on a falling edge which makes me uneasy especially since my counters are reporting more data than expected.  I'd also like to know how to do this because it could be applied to other blocks where I've wanted to do the same thing.
 
Thanks.
0 Kudos