UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
485 Views
Registered: ‎05-04-2014

[HDMI TX ip] Can I generate TMDS clock +0.5% and TMDS clock -0.5%

Jump to solution

Hi,

For one of source HDMI CTS test, the two different frequencies are the minimum and maximum permitted by a source. 

For example: 1920x1080@60Hz (TMDS clock is 148.5 MHz), these value are 1920x1080@59.64Hz (TMDS clock is 147.609 MHz)and 1920x1080@60.3Hz (TMDS clock is 149.2425 MHz)

Is it possible to generate maximum tmds clock and minimum tmds clock with HDMI TX ip?

 

Thanks

Sitting

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Mentor watari
Mentor
467 Views
Registered: ‎06-16-2013

Re: [HDMI TX ip] Can I generate TMDS clock +0.5% and TMDS clock -0.5%

Jump to solution

Hi @sitting

 

 

 

Yes.

It depends on input clock of HDMI Tx IP.

 

Best regards,

View solution in original post

1 Reply
Mentor watari
Mentor
468 Views
Registered: ‎06-16-2013

Re: [HDMI TX ip] Can I generate TMDS clock +0.5% and TMDS clock -0.5%

Jump to solution

Hi @sitting

 

 

 

Yes.

It depends on input clock of HDMI Tx IP.

 

Best regards,

View solution in original post