UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
420 Views
Registered: ‎06-25-2018

HDMI Video PHY Controller tx_video_clk

Jump to solution

Hello,

Could you please let me know the name of the clock on port tx_video_clk of the HDMI Video Phy Controller.  This would be the clock name to use in the command get_clocks.

Thanks,

Jacques

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
333 Views
Registered: ‎04-12-2017

Re: HDMI Video PHY Controller tx_video_clk

Jump to solution

Hello @jmcm 

Thank you for responding. I will recommend you to check the clock interaction report for your design.

You can get this report from Reports tab from top menu window of VIVADO.

report.PNG

You can see from above report how exactly the particular clock is interacting with different paths. With that information you can set false path to ignore them while generating the custom timing report.

Hope this helps.

Thank you.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
3 Replies
Moderator
Moderator
364 Views
Registered: ‎04-12-2017

Re: HDMI Video PHY Controller tx_video_clk

Jump to solution

Hello @jmcm 

I have opened the ZCU106 HDMI TX only example design and found this:

tx_video_clk.PNG

so above picture exactly shows the source of tx_video_clk for video phy IP; which is native video_clk signal.

If you click this path; once you open the implemented design click the net and on the left side pane you will get all the details related to each net.

net_name.PNG

But May I know what you wish to achieve by knowing the net name ?

Video_clk is usually derived from pixel clock. video_clk is source for video_clk which is source synchronous clock which eventually outputs from video phy IP as TMDS clock.

Please clarify your exact requirement so i can help you better.

Thank you

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Adventurer
Adventurer
355 Views
Registered: ‎06-25-2018

Re: HDMI Video PHY Controller tx_video_clk

Jump to solution

Hello,

Thanks for the response.  I want to use a set_false_path between this clock and another clock:

set_false_path -from [get_clocks {tx_video_clk_name}] -to [get_clocks {other_clock_name}]

Thanks,

Jacques

0 Kudos
Moderator
Moderator
334 Views
Registered: ‎04-12-2017

Re: HDMI Video PHY Controller tx_video_clk

Jump to solution

Hello @jmcm 

Thank you for responding. I will recommend you to check the clock interaction report for your design.

You can get this report from Reports tab from top menu window of VIVADO.

report.PNG

You can see from above report how exactly the particular clock is interacting with different paths. With that information you can set false path to ignore them while generating the custom timing report.

Hope this helps.

Thank you.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------