We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer foos0016
Registered: ‎10-30-2007

Hardware Cosim one wrong output and one correct output

Hi all,
I have designed a DDC component with 2 outputs representing the I path and the Q path outputs. Simulation in Simulink works fine.
However when I did hardware cosim, the Q path hardware cosim output is fine but the I path hardware cosim output seem to have incur noise as that output seems to output a waveform that is off set by a magnitude of 2000 in the timescope domain. I would appreciate if some one has an answer to this. Thank You.
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎08-07-2007

Re: Hardware Cosim one wrong output and one correct output

I would suggest that you try generating this model with "create testbench" enabled and run the resulting HDL simulation both behavioral and post-PAR. 

For your co-simulation be sure you're running "single stepped" mode which will keep the hardware and software synchronized. 
0 Kudos