We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Newbie atanug
Registered: ‎03-14-2008

New to Xilinx Sysgen and AccelDSP environment

I am new to the Xilinx SystemGenerator and AccelDSP environments and even FPGA.
We are trying to implement a communication system on Vertex-II FPGA. We have developed the Physical (PHY) layer of the system in MATLAB (.m files). Now want to implement the physical layer on FPGA fabric.
Our plan is to develop MATLAB physical layer model as an OPB compliant peripheral to the FPGA's Power-PC. For this goal, we are planning to modularize the PHY layer (.m) files to independent function calls and convert them to SystemGenerator blocks using AccelDSP tool. Once the SystemGenerator modules corresponding to all MATLAB functions are ready, we will integrate them in SystemGenerator to build the complete PHY. Then form SystemGenerator's  block based model, we will attach it to to OPB bus in the similar manner as discussed in xapp264.
Can anyone provide suggestions on the above process - for example is it correct and optimum way, or we are missing some vital element etc. As we are new to this environment, any suggestions on how to quick start will be of great use to us.
Thanks & regards
0 Kudos
2 Replies
Visitor houshin
Registered: ‎12-06-2007

Re: New to Xilinx Sysgen and AccelDSP environment

I think your strategy is correct because I use the same implementation scenario to implement two spectrum sensors already.
My suggestion is that you have to get familiar with AccelDSP. Furthermore, you will meet many problems using AccelDSP to
generate System Generator blocks.
0 Kudos
Newbie atanug
Registered: ‎03-14-2008

Re: New to Xilinx Sysgen and AccelDSP environment

Thanks for your comments. We have started learning AccelDSP tool. It seems that most of the process are automated - for example fixed point to floating point conversion, verification, sysgen block generation etc. Could you please elaborate on where we can face problems most likely? Then we will plan our time accordingly.
thanks in advance.
0 Kudos