UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
241 Views
Registered: ‎07-05-2019

No VDMA channel found

when I tried porting zynq base trd from 15.4 to 18.3 I get an error,(I want my TPG probed)

xilinx-video amba_pl:vcap_tpg: No Video DMA channel found
xilinx-video amba_pl:vcap_tpg: /amba_pl/vcap_tpg/ports/port@0 initialization failed
xilinx-video amba_pl:vcap_tpg: DMA initialization failed

my device tree is 

tpg_input_axi_vdma_3: dma@40020000 {
#dma-cells = <1>;
clock-names = "s_axi_lite_aclk", "m_axi_s2mm_aclk", "s_axis_s2mm_aclk";
clocks = <&misc_clk_0>, <&misc_clk_1>, <&misc_clk_1>;
compatible = "xlnx,axi-vdma-6.3", "xlnx,axi-vdma-1.00.a";
interrupt-names = "s2mm_introut";
interrupt-parent = <&intc>;
interrupts = <0 33 4>;
reg = <0x40020000 0x10000>;
xlnx,addrwidth = <0x20>;
xlnx,flush-fsync = <0x1>;
xlnx,num-fstores = <0x1>;
dma-channel@40020030 {
compatible = "xlnx,axi-vdma-s2mm-channel";
interrupts = <0 33 4>;
xlnx,datawidth = <0x10>;
xlnx,device-id = <0x2>;
xlnx,genlock-mode ;
};
};
tpg_input_v_tc_1: v_tc@40070000 {
clock-names = "clk", "s_axi_aclk";
clocks = <&misc_clk_2>, <&misc_clk_0>;
compatible = "xlnx,v-tc-6.1", "xlnx,v-tc-6.1";
reg = <0x40070000 0x10000>;
xlnx,generator ;
};
tpg_input_v_tpg_1: v_tpg@40080000 {
clock-names = "ap_clk";
clocks = <&misc_clk_1>;
compatible = "xlnx,v-tpg-8.0", "xlnx,v-tpg-5.0";
reg = <0x40080000 0x10000>;
xlnx,s-axi-ctrl-addr-width = <8>;
xlnx,s-axi-ctrl-data-width = <32>;
xlnx,vtc = <&tpg_input_v_tc_1>;
tpg_ports: ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
xlnx,video-format = <0>;
xlnx,video-width = <8>;

tpg_out: endpoint {
remote-endpoint = <&vcap_tpg_in>;
};
};

};

};

vcap_tpg {
compatible = "xlnx,video";
dmas = <&tpg_input_axi_vdma_3 1>;
dma-names = "port0";

ports {
#address-cells = <1>;
#size-cells = <0>;

port@0 {
reg = <0>;
direction = "input";
vcap_tpg_in: endpoint {
remote-endpoint = <&tpg_out>;
};
};
};
};

please help

Tags (4)
0 Kudos
1 Reply
Moderator
Moderator
151 Views
Registered: ‎11-09-2015

Re: No VDMA channel found

Hi @sundar19 

Could you share the full log, it would help.

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos