UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor abhijitd1973
Visitor
324 Views
Registered: ‎03-27-2019

Read and process image using Block RAM (Single Port ROM)

Hi,

Below is the environment details.

Vivado = 2019.1, Board = Arty S7-50, objective=read image, perform few operations and then display the image. Approach, use CoE file -

1. convert the image and load it into BRAM, initialise as single port ROM.

2. read this initialized memory location, convert as matrix (for image processing)

3. perform operations like sobel, thresholding, etc, for which I have created IP using HLS which I plan to use in IP Integrator.

4. Display using Digilent PMOD

help needed:

1. can someone validate this approach please?

2. can we achieve all of this using IP Integrator?

3. how do I prepare ROM contents so as to perform image processing actions?

4. Can someone help me with sequence please?

Pl. let me know what additional information I should furnish

thank you,

Abhijit

Tags (1)
0 Kudos
7 Replies
Moderator
Moderator
286 Views
Registered: ‎11-09-2015

Re: Read and process image using Block RAM (Single Port ROM)

Hi @abhijitd1973 

You might want to read my Video Series 26: Examples of advanced uses of the AXI VDMA IP, example 3 is close from what you want to do for the reading from memory part.

Then you would have to change the memory from DDR to BRAM and initialise your BRAM from vivado using a coe file.

Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Highlighted
Visitor abhijitd1973
Visitor
274 Views
Registered: ‎03-27-2019

Re: Read and process image using Block RAM (Single Port ROM)

Hi Florent,

Thank you so much for your quick response, let me review the Video series as suggested by you, test and come back to you with my results or any additional questions, if any. Really appreciate your quick help.

best regards,

Abhijit

0 Kudos
Moderator
Moderator
203 Views
Registered: ‎11-09-2015

Re: Read and process image using Block RAM (Single Port ROM)

HI @abhijitd1973 

Were you able to make you project working?

Thanks and Regards


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Visitor abhijitd1973
Visitor
176 Views
Registered: ‎03-27-2019

Re: Read and process image using Block RAM (Single Port ROM)

Hi @florentw 

My apologies for delay in response. Yes, I did look at your suggested videos and a big thank you for the same. As to the objective, I was hoping to do this without SDK route, came up with below design. I got an understanding that for VDMA to work I will have to take it through SDK only. Can you please take a critical view of the attached design? I have captured signals as well. Request your time and inputs as it will be a big help for me to move forward.

1. is the design heading in right direction? Any fundamental mistake that I am making here?

2. Clock freq = 74.5 (for 720p)

3. FID is held at 0

4. NO data from BRAM controller, Block Memory Generator is loading the COE

5. VTG_CE is low, no sync and blanking signals coming out of Timing Controller. Active Video though is high.

6. TREADY is high on both. but no data coming out.

7. I have two unconnected slaves - could those be causing the issue?

8. I have configured data interface as AXI and not AXI-Lite.

best regards,

Abhijit

0 Kudos
Moderator
Moderator
134 Views
Registered: ‎11-09-2015

Re: Read and process image using Block RAM (Single Port ROM)

HI @abhijitd1973 

You have the underflow signal which is high, meaning that you have not enough data. You might want to check the TVALID signal coming to the AXI4-Stream to video out

Refer to Video Series 31 – Debugging a Video System using an ILA as well

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Visitor abhijitd1973
Visitor
108 Views
Registered: ‎03-27-2019

Re: Read and process image using Block RAM (Single Port ROM)

HI @florentw 

Well, TVALID is low, can you pl. help me with a critical review of the design and suggest what mistake I am making here?

thank you for your time.

Abhijit

0 Kudos
Moderator
Moderator
78 Views
Registered: ‎11-09-2015

Re: Read and process image using Block RAM (Single Port ROM)

HI @abhijitd1973 

I do not know what is the issue. Keep following my Video Series 31 – Debugging a Video System using an ILA . So if TVALID is low at the output of the FIFO then you check at its input to see if the issue is from the FIFO. Them with the next upstream IP...


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos