UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer glenaus2
Observer
3,363 Views
Registered: ‎09-01-2015

VDMA and Interlaced Video

I have achieved getting interlaced data in and out of the VDMA and have my video being displayed via my SDI output.  However the video seems to jump back and forth from the even and odd fields being in the right order to not being in the right order.  I say this because the video runs for awhile and looks good and then edges start getting jagged and lines appear between text on a sheet of tilted paper,etc,  for awhile and then pops back into normal.  I have the VDMA set up for Master write and Slave read.  I have 4 frame buffers and the frame delay set to 4, which I thought would take care of the issue of the buffers getting out of sync from my FID generation (which I took from the vid_interlacer_v1_0 example design).  Any suggestions?

Tags (3)
0 Kudos
2 Replies
Observer glenaus2
Observer
3,254 Views
Registered: ‎09-01-2015

Re: VDMA and Interlaced Video

Is what I am trying to do possible.  In PG020 it states for Genlock slave : "When configured as Genlock Slave, the channel tries to catch up with the Genlock Master either by skipping or repeating frames"

 

This in my mind seems to conflict with the Genlock Master statement : "Genlock Slave should
follow the Genlock Master with a predetermined frame delay value set in its *frmdly_stride[28:24]."

 

My Vivado Analyze captures of the output frame pointers seem to indicate that the Genlock master statement about frame delay is not being adhered to,

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
2,910 Views
Registered: ‎05-07-2015

Re: VDMA and Interlaced Video

HI @glenaus2

As discussed in the SR,

Transfering interlaced video  between two different clock domains will  create issues with field ordering .A CR has been filed with development to improve the documentation of  the product guides AXIStoVideoOUT and VideoIN to AXIS IP   regarding interlaced operation support.

Thanks
Bharath
--------------------------------------------------​--------------------------------------------
Please mark the Answer as "Accept as solution" if information provided addresses your query/concern.
Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos